Metal oxides are attractive for thin film optoelectronic applications. Due to their wide energy bandgaps, ZnO and TiO 2 are being investigated by many researchers. Here, we have studied the electrical and optical properties of ZnO and TiO 2 as a function of deposition and post-annealing conditions. Atomic layer deposition (ALD) is a novel thin film deposition technique where the growth conditions can be controlled down to atomic precision. ALD-grown ZnO films are shown to exhibit tunable optical absorption properties in the visible and infrared region. Furthermore, the growth temperature and post-annealing conditions of ZnO and TiO 2 affect the electrical properties which are investigated using ALD-grown metal oxide as the electron transport channel on thin film field-effect devices.
INTRODUCTION
Thin film optoelectronics is a rapidly growing area with a demand from wearable electronics to point-of-care diagnosis and mobile health systems. The main driver, however, is still the smart devices industry which relies on screens with increasing functionality. Wide bandgap materials such as ZnO and TiO 2 typically offer low absorption in the visible spectrum. ZnO is a promising candidate for flat panel display applications thanks to its outstanding electrical and optical properties. [1] [2] [3] As-deposited ZnO naturally forms good-quality polycrystalline films even at low deposition temperatures. 4 Owing to superior bandgap properties, ZnO devices exhibit high electron mobility and are compatible with lowcost plastics as substrates thanks to low growth temperatures. 5, 6 ZnO-based active matrix arrays are promising for reduced visible light sensitivity/ noise, a trait not shared by a-Si counterparts. 7 In addition, the optical response of ZnO thin film transistors (TFTs) to visible photons can be tuned by a gating mechanism as was shown earlier by the authors. 8 Traditionally, ZnO has been deposited via different approaches like physical/chemical vapor deposition, solution phase deposition, molecular beam epitaxy and atomic layer deposition (ALD). [1] [2] [3] [4] [8] [9] [10] [11] [12] ALD is a deposition technique in which the introduction of different precursors is separated by intermittent evacuation and/or purging steps. Superior properties of ALD are precise thickness control and highly conformal deposition. TFTs made using such ALD-deposited ZnO layers exhibit on-to-off current ratios, I on /I off , ranging from 10 to 10 8 . Reported channel mobility values are between 0.031 cm 2 /V s and 56.43 cm 2 /V s.
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TiO 2 features a relatively wide bandgap and optical transparency in the visible spectrum as well as an efficient photocatalytic effect. These remarkable characteristics make TiO 2 an attractive material for transparent thin film electronics. The first demonstration of TFTs with a thermal ALD-based TiO 2 channel semiconductor has been reported by the authors. 18 This work is a further investigation of TFT device electrical properties based on deposition and annealing conditions. The typical transistor I on / 
MATERIALS CHARACTERIZATION
As-grown ZnO films tend to exhibit n-type semiconductor behavior due to crystal defects. This is attributed to oxygen vacancies and interstitial zinc, which are crystal defects. Such unintentional doping in ZnO films is not completely understood, but lower free carrier concentrations can be achieved with better control of stoichiometry. The chemical compositions of thin films grown in this work are obtained by x-ray photoelectron spectroscopy measurements (XPS; Thermo K-Alpha monochromated high-performance XPS spectrometer). XPS survey scans of ZnO films grown at different temperatures by ALD technique are plotted in Fig. 1a .
Film stoichiometry was calculated by comparing the areas under the peaks in measured survey scan data (see Tables I and II) . For ZnO, film stoichiometry improves as the growth temperature decreases, which is explained by a reduced amount of oxygen vacancies and interstitial zinc. 25 In order to determine the stoichiometry of TiO 2 films, survey scan and detailed analysis of O 1s spectra are used. XPS survey scan spectra of TiO 2 films annealed at different temperatures are shown in Fig. 1b Table II . Samples annealed at 475°C exhibit a Ti:O ratio closest to 1:1. This is attributed to diffusing oxygen filling vacancies at higher annealing temperatures. Figure 3 shows XRD measurement results for ZnO and TiO 2 thin films deposited by ALD. The crystal properties of ALD-grown ZnO film are obtained from XRD (Panalytical X'pert Pro MRD) measurements. The XRD results show that ZnO films have a hexagonal wurtzite crystal structure, with no preferred orientation at low growth temperatures. At the highest growth temperature of 250°C, the intensity of the (002) peak increases significantly. The diffraction maxima occurred at (100), (002) and (101) crystallographic orientations for all ZnO films (see Fig. 3a ). It is clear from the XRD results that as-deposited ZnO naturally forms good-quality polycrystalline films even at low deposition temperatures as low as 80°C. Figure 3b shows the XRD measurement results of 18-nm-thick TiO 2 films annealed at various temperatures. All 
DEVICE FABRICATION AND CHARACTERIZATION
Starting substrates are highly conductive (c. 10 milliohm-cm) p-type (111) orientation silicon wafers., which were cleaned with a standard RCA clean and hydrofluoric acid HF-dip to remove native oxide on the surface. A 210-nm-thick plasma-enhanced chemical vapor deposition SiO 2 film was deposited as a field isolation layer of TFT devices. Active device areas were patterned by lithography and followed by wet etching of the SiO 2 layer using a buffered oxide etch solution (NH 4 -HF, 7:1). A highly conducting Si wafer was used as the backgate electrode. The 20-nm-thick Al 2 O 3 and 10-nmthick ZnO layers were grown via ALD. The deposition temperature of the Al 2 O 3 layer was 250°C. ZnO channel layers were deposited at varying temperatures (80°C, 100°C, 120°C, 130°C and 250°C). Diethylzinc (DEZn) and milli-Q water (H 2 O) were used as chemical precursors. Each growth cycle consisted of a 15-ms DEZn pulse and 15-ms H 2 O pulse, and purging times were adjusted according to the deposition temperature. ZnO was patterned by photolithography followed by wet etching in diluted H 2 SO 4 solution to form transistor channels. An 80- The ratio closest to 1:1 is shown in bold. nm-thick Al layer was deposited for electrical contact pads and patterned by a lift-off technique. TiO 2 films were deposited by ALD at 150°C using a Cambridge Nanotech, Savannah S100 reactor. The precursors for titanium and oxygen were tetrakis(dimethylamido)titanium(IV) (TDMAT) and milli-Q water (H 2 O), respectively. The TDMAT precursor was kept at 75°C during the deposition. A single TiO 2 processing cycle consisted of a 100-ms TDMAT pulse and 1 min N 2 purging followed by a 15-ms H 2 O pulse and 1-min N 2 purging. The extended purging periods were utilized due to the low deposition temperature. The resulting selflimiting TiO 2 film deposition rate was extracted to be 0.4 Å /cycle. All TiO 2 films in this study were deposited at 150°C and annealed subsequently at various temperatures (300°C, 330°C, 475°C, 550°C, 600°C), for 1 h in a conventional furnace in air ambient. Al 2 O 3 films were deposited similar to the above. The resulting ZnO and TiO2 TFT devices are depicted and SEM images of the final devices are shown in Fig. 4 .
Electrical characteristics of devices grown at 80°C are shown in Fig. 5 . Transistor devices exhibit nchannel enhancement mode MOSFET characteristics as expected. 
relationships, where e r denotes the dielectric permittivity of ALD deposited Al 2 O 3 (taken as 9 in the calculations). 28, 29 Electrical properties of TFT devices follow a similar trend as the outcome of XPS measurements. The O/Zn ratio in the film decreases with increasing deposition temperature. This results in higher effective doping (unintentional) due to defects. [30] [31] [32] [33] [34] At low deposition temperatures, O-H bonds passivate the defects and therefore reduce the carrier concentration and increase the I on /I off ratio. The maximum rutile content is shown in bold.
Typical I D -V DS characteristics of a device annealed at 475°C are shown in Fig. 6a . The fabricated TFT devices exhibit n-type behavior. Figure 6b shows the subthreshold behavior of TFTs annealed at various temperatures. A maximum I on / I off ratio of 2.5 9 10
6 is recorded which is c. 25 times improved compared to the highest so far reported for TiO 2 -channel devices. Device performance metrics are summarized in Table V . The threshold voltage has been found to be a strong function of the annealing temperature, which is a direct consequence of the effective doping in the TFT channel. The role of crystal defects as electron donors is well known in the literature for metal oxides. Films with a lower defect density are expected to exhibit a smaller effective electron concentration and therefore a larger threshold voltage. Films annealed at 475°C have the optimal Ti:O stoichiometry, hence the lowest defect density. This is in good agreement with the trend observed in the threshold voltage versus the annealing temperature, where V th is the highest for TiO 2 channels annealed at 475°C.
The measured value of the sub-threshold slope is the lowest for TiO 2 channels annealed at 475°C, which is similarly attributed to low effective carrier density. Lower electron concentration in the channel results in better gate control, which is in good agreement with the highest I on /I off ratio for devices annealed at 475°C. In addition, the calculated electron mobility is also the highest for films annealed at 475°C, which is attributed to reduced defect-related scattering since there are fewer defects in the film. In addition, as supporting evidence for these device performance results, anatase TiO 2 is reported to have a lower electron effective mass and inherently higher electron mobility when compared to its rutile counterpart. XRD results show that films annealed at 475°C have the highest anatase content which also contributes to higher electron mobility.
CONCLUSION
We present the fabrication and characteristics of bottom-gate ZnO and TiO 2 thin film transistors and the effect of ALD growth temperature and postannealing conditions on electrical properties of the channel layer. The free carrier concentration is strongly influenced by the growth temperature in ZnO films. In turn, the electrical properties of TFTs are strongly influenced by the ZnO deposition temperature. As-deposited TiO 2 films grown by thermal ALD are shown to be amorphous. A postdeposition annealing step can be used to control the electrical properties of ALD-deposited TiO 2 layers. Annealed TiO 2 films transform into a polycrystalline form containing mixed phases of anatase and rutile forms. Electrical properties of the transistors built on ALD-deposited TiO 2 films improve upon the post-growth annealing process. TiO 2 channel layers annealed at 475°C feature predominantly anatase phase, and devices fabricated using these layers exhibit the optimum electrical device characteristics.
